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INTRODUCTION
The main purpose of the analog channel filter in RF receiver is to select the desired signal, and provides antialiasing for the following ADC. Channel selection can be implemented in either analog or digital domain. The implement in analog domain increases the requirement of The implement in digital domain can conquer the variation of components, the phase and gain error in analog filter, but requires increased resolution and dynamic range of ADC. The power of ADC will swiftly increase as the increased resolution requirement, which can be shown as (1), 2 N ADC conv S P E f (Nyquist-Rate ADC) (1) where E conv is the required power for one bit, 2 N is the number of bits, and f S is the sample rate [1] .
In RF tuner system, wide bandwidth and high linearity requirements make the ADC difficult to implement. To lower the power of ADC and obtain a good adjacent channel rejection (ACR) before ADC, here the high orders analog filter is adopted to achieve good attenuation, and the active-RC architecture is selected to achieve high linearity. The cutoff frequency of integrated active-RC filter is determined by on-chip resistor and capacitor which may vary much with process and temperature. So automatic frequency tuning (AFT) circuit should be engaged to calibrate the frequency variation. The total tuner receiver architecture is shown in Fig. 1 . Section II illustrates the design of filter core circuit. Section III shows the implement of tuning circuit in detail, and proposed critical design insights to minimize the non-ideal factors which will affect the precision of tuning. Section IV gives some measurement results, such as frequency response, group delay and in-band IM3.
II. FILTER CORE CIRCUIT DESIGN
In our tuner receiver, system design specifies the cut-off frequency 11MHz, and requires the filter to achieve 60dB ACR@ 22MHz. A 12 th order Butterworth filter is chosen here for the flat pass-band and sharp transition-band frequency response. The Two-Thomas biquad is adopted to implement the Butterworth function as shown in Fig. 2 . 
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There are some equations in Two-Thomas biquad, which can be shown as follows,
where A o is the DC gain of integrator, o is the cut-off frequency, Q is the quality of integrator.
Assume R 2 =R 4 , C 1 =C 2 , Equ. (2) can be rewritten as,
From (3), Q and A 0 are determined by the ratio of resistors, and both Q and can be tuned independently [2] .
This 12 th order Butterworth filter consists of six cascaded biquads, the high Q biquad is placed in the end of filter chain to maximize linearity performance. Here, the capacitor is designed to be a programmable switched-capacitor array with binary-weighted to obtain adjustable RC constant, which is controlled by 7-bits digital signals, as shown in Fig. 3 . fully differential two-stage amplifier, two-stage structure is used to improve the differential gain. R C and C C acts as miller compensation to achieve 75 degree phase margin. Commonmode feedback circuit is designed to stable the common-mode operation point of output, a pole which located at p=g m16 /C n1,tol is additionally introduced to the common-mode loop as shown in Fig. 4 . The gain of common-mode circuit can not be set too large to affect the stability of common-mode loop. The GBW of amplifier should be wide enough to conquer gain peaking around cut-off frequency. Requirement of GBW can be shown as [4]:
where the A C (j L ) is the open loop gain of amplifier, L is the cut-off frequency of filter, is the error between ideal transform function and non-ideal transform function. Another, the Slew Rate, equivalent input noise and THD should be considered in amplifier design.
III. TUNING CIRCUIT DESIGN

A. Tuning Circuit
Accurate cut-off frequency is necessary in filter to satisfy both the channel selection and adjacent channel rejection. To meet ±3% frequency variation of system requirement, a Master-Slave tuning circuit is introduced here to adjust the absolute precision by relative precision. Every tuning circuit needs an absolute reference. Commonly, there are only two absolute references which are Bandgap voltage and crystal frequency. Here the frequency of crystal oscillator is chosen to keep the same dimension with the RC constant. The mean to realize the RC tuning is carried out by adjusting the switchedcapacitor array [5] . The overall schematic of proposed tuning circuit is illustrated in Fig. 5 . 
After tuning, V cap is equal to V ref , namely,
Substituting (7) into (6), 
B. Tuning Error
Error factors which affect the precision of tuning can be through, etc.
output is capacitance. Lots of measurement results show the cut-off frequency can be calibrated to less than 2.3%. As shown in Fig. 9 , 70ns in-band group delay is achieved. Two-tone test is given in Fig.  10 , which indicates that the in-band IM3 achieves -60.5dB with -27dBm input power. The performance of proposed filter is summarized at Table 1 . 
V. CONCLUSION
A 12 th order active-RC filter with automatic frequency tuning is proposed in this paper. The tuning circuit is analyzed in detail, and the measurement result indicates the tuning error can be controlled under ± 2.3%. This LPF is applied to a TV tuner receiver to implement channel selection and ACR. The result of two-tone test is given, which shows -60.5dB in-band IM3 with -27dBm input power. In-band group delay variation is 70ns, which is acceptable in tuner system specification. The proposed filter circuit, fabricates in a SMIC 0.18 m CMOS process, consumes only 6mA current with 1.8V power supply.
